首页>
外国专利>
Cavity-free interface between extension regions and embedded silicon-carbon alloy source/drain regions
Cavity-free interface between extension regions and embedded silicon-carbon alloy source/drain regions
展开▼
机译:延伸区和嵌入式硅碳合金源/漏区之间的无腔界面
展开▼
页面导航
摘要
著录项
相似文献
摘要
A gate stack is formed on a silicon substrate, and source/drain extension regions are formed around the gate stack. A dielectric spacer is formed around the gate stack. A pair of trenches is formed around the gate stack and the dielectric spacer by an etch so that sidewalls of the source/drain extension regions are exposed. Within each trench, an n-doped silicon liner is deposited on the sidewalls of the trenches by a first selective epitaxy process so that the interface between the dielectric spacer and the source/drain extension region is covered. Within each trench, an n-doped single crystalline silicon-carbon alloy is subsequently deposited to fill the trench by a second selective epitaxy process. A combination of an n-doped single crystalline silicon liner and an n-doped single crystalline silicon-carbon alloy functions as embedded source/drain regions of an n-type field effect transistor (NFET), which applies a tensile stress to the channel of the transistor.
展开▼