首页> 外国专利> THREE TRANSISTOR BASED LOGIC GATES FOR LOW POWER AND HIGH SPEED APPLICATIONS

THREE TRANSISTOR BASED LOGIC GATES FOR LOW POWER AND HIGH SPEED APPLICATIONS

机译:基于三晶体管的逻辑门,适用于低功率和高速应用

摘要

Digital systems are said to be constructed by means of logic gates. These gates are the AND, OR, NOT, NAND, NOR, EXOR and EXNOR gates. This Innovation is a novel three transistors (3T) based AND, OR, NAND and NOR gates with exact output logic levels, yet maintaining comparable performance than the other available logic structures. This new set of 3T logic gates are based on CMOS inverter and Pass Transistor Logic (PTL). The new logic is characterized by superior speed and low power which can be easily fabricated for Very Large Scale Integration (VLSI) designs and System on Chip (SoC) applications. The simulation tests were performed by employing standard 22nm BPTM process technology using HSPICE. According to HSPICE simulation in 22 nm CMOS process technology at room temperature, and under given conditions, the proposed 3T gates shows an improvement of 88% less power consumption on an average over conventional CMOS logic gates. The devices designed with 3T gates will make longer battery life by ensuring extremely low power consumption.
机译:据说数字系统是通过逻辑门构造的。这些门是AND,OR,NOT,NAND,NOR,EXOR和EXNOR门。这项创新技术是一种新颖的基于三晶体管(3T)的“与”,“或”,“与非”和“或非”门,具有精确的输出逻辑电平,但仍保持了与其他可用逻辑结构相当的性能。这套新的3T逻辑门基于CMOS反相器和传输晶体管逻辑(PTL)。新逻辑的特点是具有超高的速度和低功耗,可轻松地用于超大规模集成(VLSI)设计和片上系统(SoC)应用。通过使用HSPICE采用标准的22nm BPTM工艺技术进行了仿真测试。根据在室温下和给定条件下在22 nm CMOS工艺技术中进行的HSPICE仿真,与传统的CMOS逻辑门相比,拟议的3T门平均功耗降低了88%。设计有3T门的设备将通过确保极低的功耗来延长电池寿命。

著录项

  • 公开/公告号IN2013CH03771A

    专利类型

  • 公开/公告日2013-09-27

    原文格式PDF

  • 申请/专利权人

    申请/专利号IN3771/CHE/2013

  • 发明设计人 M GEETHA PRIYA;DR K BASKARAN;

    申请日2013-08-26

  • 分类号

  • 国家 IN

  • 入库时间 2022-08-21 16:41:02

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号