首页> 外国专利> BANK AWARE MULTI-BIT TRIE

BANK AWARE MULTI-BIT TRIE

机译:银行AWARE MULTI-BIT TRIE

摘要

Embodiments of the invention include a method performed by a bank aware mtrie control module for distributing a plurality of mtrie levels across a plurality of memory banks. The bank aware mtrie control module identifies the plurality of memory banks present and identifies one or more mtrie blocks in one or more mtrie levels, each mtrie block is an array of mtrie nodes associated with an mtrie level. The bank aware mtrie control module stores each mtrie block in one of the plurality of memory banks, all mtrie nodes in a given mtrie block are stored in the same memory bank. For each subsequent mtrie level, the bank aware mtrie control module ensures that each of the mtrie blocks in that mtrie level is stored in one of the plurality of memory banks other than the memory bank storing mtrie blocks of an immediately previous mtrie level.
机译:本发明的实施例包括一种由存储体感知mtrie控制模块执行的方法,该方法用于在多个存储体之间分配多个mtrie级别。银行知道的mtrie控制模块识别存在的多个存储库并识别一个或多个mtrie级别中的一个或多个mtrie块,每个mtrie块是与mtrie级别相关联的mtrie节点的阵列。银行知道的mtrie控制模块将每个mtrie块存储在多个存储库之一中,给定mtrie块中的所有mtrie节点都存储在同一存储库中。对于每个后续的mtrie级别,存储体感知mtrie控制模块确保该mtrie级别中的每个mtrie块都存储在多个存储库中的一个中,而不是存储紧接先前mtrie级别的mtrie块的存储库。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号