MULTITHREAD APPLICATION-AWARE MEMORY SCHEDULING SCHEME FOR MULTI-CORE PROCESSORS

摘要

An apparatus, identifying the multi-threaded applications, and includes a memory for adjusting the scheduling scheme, the memory controller for a multi-threaded applications on the basis of the identification of the multi-threaded applications.