MULTITHREAD APPLICATION-AWARE MEMORY SCHEDULING SCHEME FOR MULTI-CORE PROCESSORS

摘要

A device may include a memory controller that identifies a multithread application and adjusts a memory scheduling scheme for the multithread application based on the identification of the multithread application.