首页> 外国专利> Bit line tracking that progress has been made in high-performance memory compiler

Bit line tracking that progress has been made in high-performance memory compiler

机译:位线跟踪在高性能存储器编译器中已取得进展

摘要

The method of pursuing the bit line maturity time of compiler memory accurately is disclosed. This method responding to the internal clocking signal, includes the fact that it makes the dummy word line effective. The dummy word line before making the real word line effective, makes effective. The dummy bit line matures responding to making the dummy word line effective. The dummy bit line when the real bit line matures, matures at the same speed. In addition as for this method, although threshold voltage difference is decided on the basis of monitoring the maturity of the dummy bit line responding, it includes the fact that it makes the aforementioned dummy word line invalid. The real word line after making the dummy word line effective, makes effective with the delay which is stipulated beforehand. In the same way, the word line after making the dummy word line invalid, makes invalid with the delay which this beforehand is stipulated. Responding to making the dummy word line invalid, the sensuineiburu signal occurs.
机译:公开了一种准确地追求编译器存储器的位线成熟时间的方法。这种响应内部时钟信号的方法包括使伪字线有效的事实。使真实字线有效之前的伪字线有效。响应使伪字线有效,伪位线成熟。当真实位线成熟时,伪位线以相同的速度成熟。另外,对于该方法,尽管基于监视虚拟位线响应的成熟度来确定阈值电压差,但是其包括使上述虚拟字线无效的事实。使伪字线有效后的实字线以预先规定的延迟有效。同样,使伪字线无效后的字线以该预先规定的延迟而无效。响应于使伪字线无效,出现sensuineiburu信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号