首页>
外国专利>
Retiming-based design flow for delay recovery on inter-die paths in 3D ICs
Retiming-based design flow for delay recovery on inter-die paths in 3D ICs
展开▼
机译:基于时序的设计流程,用于3D IC的管芯间路径上的延迟恢复
展开▼
页面导航
摘要
著录项
相似文献
摘要
A three dimensional (3D) stacked integrated circuit (IC) design-for-Testing (DfT) die-level wrapper boundary register having a bypass mode and design-level DfT delay recovery techniques are provided. Die wrappers that contain boundary registers at the interface between dies can be inserted into 3D ICs where the boundary registers include a gated scan flop with a bypass line passing the functional input to a through-silicon-via (TSV) in a manner avoiding the clocked stages of the gated scan flop during functional operation. A retiming process can be applied during design layout using a simulation/routing tool or standalone program to recover the additional delay added to the TSV paths by the DfT insertion. Retiming can be performed at both die and stack level, and in further embodiments, logic redistribution across adjacent dies of the stack can be performed for further delay optimization.
展开▼