首页> 外国专利> A method of processing a digital signal derived from an analog input signal of a GNSS receiver, a GNSS receiver base band circuit for carrying out the method and a GNSS receiver

A method of processing a digital signal derived from an analog input signal of a GNSS receiver, a GNSS receiver base band circuit for carrying out the method and a GNSS receiver

机译:一种处理从GNSS接收机的模拟输入信号得出的数字信号的方法,用于执行该方法的GNSS接收机基带电路和GNSS接收机

摘要

An acquisition unit of a GNSS receiver base band circuit comprises a correlator (45) with a correlator shift register (47) through which a correlation sequence derived from a characteristic basic sequence of a satellite is being fed. At every step, sum and difference of two consecutive digital values from a data sequence derived from an analog input signal are formed in parallel in adders (50; 51) of an evaluation unit (49a;b). Four evaluation sums resulting from leaving the results unchanged and multiplying them by -1 in multipliers (52, 53) are fed to correlator cells (48a;b) in parallel. Depending on the two binary values of the correlation sequence the two digital values are to be processed with, the one of the four evaluation sums which corresponds to the sum of products of the said binary values and the digital values is selected and passed on as a contribution value by an arbitration unit of the correlator cell (48a;b) where AND-connections of the binary values and their inverses are formed in parallel. The contribution value is added to a sum of previous contribution values. In this way two consecutive pairs consisting each of a digital value of the data sequence and a binary value of the correlation sequence can be processed in a single step whereby the time required for the correlation process is cut in half.
机译:GNSS接收机基带电路的获取单元包括具有相关器移位寄存器(47)的相关器(45),通过该相关器移位寄存器馈送从卫星的特征基本序列得出的相关序列。在每一步骤中,在评估单元(49a; b)的加法器(50; 51)中并行形成来自模拟输入信号的数据序列的两个连续数字值的和与差。将结果保持不变并将乘积(52、53)中的-1乘以所得的四个评估总和并行地馈送到相关单元(48a; b)。根据相关序列的两个二进制值,将要处理两个数字值,选择四个评估和之一,该四个评估和中的一个对应于所述二进制值与数字值的乘积之和,并作为由相关单元(48a; b)的仲裁单元提供的贡献值,其中二进制值及其逆的AND连接并行形成。贡献值被加到先前贡献值的总和上。以这种方式,可以在单个步骤中处理包括数据序列的数字值和相关序列的二进制值中的每一个的两个连续对,从而将相关处理所需的时间减少了一半。

著录项

  • 公开/公告号EP2128999B1

    专利类型

  • 公开/公告日2014-01-22

    原文格式PDF

  • 申请/专利权人 UBLOX AG;

    申请/专利号EP20090002506

  • 发明设计人 AMMANN MICHAEL;

    申请日2009-02-23

  • 分类号H04B1/707;G01S19/29;H04B1/7075;H04B1/7095;

  • 国家 EP

  • 入库时间 2022-08-21 15:51:05

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号