首页>
外国专利>
Processor for processing digital data with pipelined butterfly operator for the execution of an FFT/IFFT and telecommunication device
Processor for processing digital data with pipelined butterfly operator for the execution of an FFT/IFFT and telecommunication device
展开▼
机译:用流水线蝶形运算符处理数字数据以执行FFT / IFFT的处理器和电信设备
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor for processing digital data includes at least one butterfly operator for execution of a fast Fourier transform computation, the butterfly operator having a pipeline architecture for synchronized receiving and processing of input data according to a clock signal. This pipeline architecture includes a plurality of elements including addition, subtraction, and multiplication hardware modules and links for synchronized transmission of data between the modules. At least one element of this pipeline architecture is configurable by at least one programmable parameter, between a first configuration wherein the butterfly operator performs the fast Fourier transform computation and a second configuration wherein the butterfly operator performs a metric computation of an implementation of a channel decoding algorithm.
展开▼