首页>
外国专利>
Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer
Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer
展开▼
机译:具有层间介电层上方具有电镀金属层的III-V组半导体器件的钝化
展开▼
页面导航
摘要
著录项
相似文献
摘要
A semiconductor device that includes a Group III-V semiconductor substrate, circuit elements in and on the substrate, a first metal layer over the substrate, and an interlayer dielectric (ILD) layer. The ILD layer defines a via that extends through it to the first metal layer. Over the ILD layer is thick second metal layer and a passivation layer. The second metal layer includes an interconnect that extends through the via into contact with the first metal layer. The second metal layer is patterned to define at least one conductor. The passivation layer covers the second metal layer and the interlayer dielectric layer, and includes stacked regions of dielectric material. Ones of the regions under tensile stress alternate with ones of the regions under compressive stress, such that the passivation layer is subject to net compressive stress.
展开▼