首页>
外国专利>
Distributing multiplexing logic to remove multiplexor latency on the output path for variable clock cycle, delayed signals
Distributing multiplexing logic to remove multiplexor latency on the output path for variable clock cycle, delayed signals
展开▼
机译:分配多路复用逻辑以消除可变路径时钟周期,延迟信号的输出路径上的多路复用器延迟
展开▼
页面导航
摘要
著录项
相似文献
摘要
A logic unit is configured with least one multiplexor distributed along a delay path of a logic unit, wherein each at least one multiplexor is configured to receive two inputs and output one of the two inputs, wherein each at least one multiplexor is configured to select one of the two inputs to control a particular programmable number of clock cycles of delay added to a signal from 1 to N clock cycles. The logic unit is configured with at least two latches distributed along the delay path of the logic unit, wherein each at least one latch is configured to add a clock cycle of delay, wherein a terminating latch from among the at least two latches is configured to output the signal delayed by the particular programmable number of clock cycles.
展开▼