首页>
外国专利>
Circuit architecture for I/Q mismatch mitigation in direct conversion receivers
Circuit architecture for I/Q mismatch mitigation in direct conversion receivers
展开▼
机译:直接转换接收器中用于I / Q失配缓解的电路架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
An electrical circuit includes a local oscillator configured to generate a first reference signal and a second reference signal having a predetermined phase shift with the first reference signal, an I-channel mixer configured to inject the first reference signal to an incoming signal and generate a first output, a compensation mixer configured to multiply the first output with a constant factor to generate a second output, a first low pass filter configured to approximately attenuate frequencies in the second output to generate a third output, and a first correcting filter configured to filter the third output to generate a fourth output. The first correcting filter is configured to reduce a channel impulse response mismatch between the first low pass filter and a second low pass filter, which is configured to attenuate frequencies in a Q-channel of the incoming signal. In specific embodiments, the phase shift includes 45°.
展开▼