首页>
外国专利>
Efficient complex multiplication and fast fourier transform (FFT) implementation on the ManArray architecture
Efficient complex multiplication and fast fourier transform (FFT) implementation on the ManArray architecture
展开▼
机译:ManArray架构上的高效复数乘法和快速傅立叶变换(FFT)实现
展开▼
页面导航
摘要
著录项
相似文献
摘要
Efficient computation of complex multiplication results and very efficient fast Fourier transforms (FFTs) are provided. A parallel array VLIW digital signal processor is employed along with specialized complex multiplication instructions and communication operations between the processing elements which are overlapped with computation to provide very high performance operation. Successive iterations of a loop of tightly packed VLIWs are used allowing the complex multiplication pipeline hardware to be efficiently used. In addition, efficient techniques for supporting combined multiply accumulate operations are described.
展开▼