首页>
外国专利>
METHOD AND SYSTEM OF FAST NESTED-LOOP CIRCUIT VERIFICATION FOR PROCESS AND ENVIRONMENTAL VARIATION AND HIERARCHICAL CIRCUITS
METHOD AND SYSTEM OF FAST NESTED-LOOP CIRCUIT VERIFICATION FOR PROCESS AND ENVIRONMENTAL VARIATION AND HIERARCHICAL CIRCUITS
展开▼
机译:过程和环境变化及分层电路的快速嵌套循环验证方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer-implemented method for quickly analyzing the effect of process, voltage, temperature, and other variations when the variation analysis or circuit structure can be hierarchically composed into nested loops. The method has two main steps: first, it hierarchically generates a set of points and inserts them into a flat list of tuples, where each tuple contains a point from each level in the looping hierarchy. Second, it efficiently identifies and simulates failing tuples with the assistance of modeling to order the tuples to simulate. By using the present method, a designer does not have to simulate the full ECD at each and every statistical process point or PVT corner, which can same considerable time or compute effort.
展开▼