首页>
外国专利>
COMPUTER PROCESSOR EMPLOYING INSTRUCTIONS WITH ELIDED NOP OPERATIONS
COMPUTER PROCESSOR EMPLOYING INSTRUCTIONS WITH ELIDED NOP OPERATIONS
展开▼
机译:消除NOP操作的计算机处理器使用说明
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer processor that operates on distinct first and second instruction streams that have a predefined timed semantic relationship. At least one of the first and second instruction streams includes variable-length instructions having a header and associated bundle bounded by a head end and a tail end. An alignment hole within the bundle encodes information representing at least one nop operation. The computer processor includes first and second multi-stage instruction processing components configured to process in parallel the first and second instruction streams. At least one of the first and second multi-stage instruction processing components includes an instruction buffer operably coupled to a decode stage. The decode stage is configured to process a variable-length instruction by isolating and interpreting the alignment hole of the variable length instruction in order to initiate zero or more nop operations that follow the timed semantic relationship between the first and second instruction streams.
展开▼