首页>
外国专利>
Concurrent multiple instruction issue of non-pipelined instructions using non-pipelined operation resources in another processing core
Concurrent multiple instruction issue of non-pipelined instructions using non-pipelined operation resources in another processing core
展开▼
机译:在另一个处理核心中使用非流水线操作资源同时发布非流水线指令的多指令问题
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and circuit arrangement utilize inactive non-pipelined operation resources in one processing core of a multi-core processing unit to execute non-pipelined instructions on behalf of another processing core in the same processing unit. Adjacent processing cores in a processing unit may be coupled together such that, for example, when one processing core's non-pipelined execution sequencer is busy, that processing core may issue into another processing core's non-pipelined execution sequencer if that other processing core's non-pipelined execution sequencer is idle, thereby providing intermittent concurrent execution of multiple non-pipelined instructions within each individual processing core.
展开▼