首页>外文会议>其他>International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems

International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems

召开年：
召开地：
出版时间：-

会议文集：-

会议论文

热门论文

全部论文

全选（0）

1.Responsive Multithreaded Processor for Distributed Real-Time Processing

机译：响应多线程处理器用于分布式实时处理
- 作者：Nobuyuki Yamasaki
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
2.The Speculative Prefetcher and Evaluator Processor for Pipelined Memory Hierarchies

机译：管道内存层次结构的推测预取器和评估器处理器
- 作者：Gianfranco Bilardi;Kattamuri Ekanadham;Pratap Pattnaik
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
3.2009 A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability

机译：2009用于高可靠性的可伸缩管道模块中的舞台级恢复方案
- 作者：Jun Yao;Shimada H.;Kobayashi K.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- Fault tolerance;
- redundancy;
- system recovery;
4.2010 Energy Efficiency Using Loop Buffer based Instruction Memory Organizations

机译：2010使用基于环路缓冲的指令存储器组织的能效
- 作者：Artes A.;Duarte F.;Ashouei M.;Huisken J.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- embedded processor;
- instruction memory;
- loop buffer;
5.2009 Exploring the Possible Past Futures of a Single Part Type Multi-core PIM Chip

机译：2009探讨了单一部件类型多核PIM芯片的可能过去的期货
- 作者：Kogge P.M.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- CMOS technology;
- multi-core;
- parallel processing;
6.2009 An Instruction Decomposition Method for Reconfigurable Decoders

机译：2009可重构解码器的指令分解方法
- 作者：Yoshimura K.;Nakada T.;Nakashima Y.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
7.Real-Time Operating System Kernel for Multithreaded Processor

机译：用于多线程处理器的实时操作系统内核
- 作者：Kiyofumi Tanaka
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
8.A Holistic Approach to System Reliability in Blue Gene

机译：蓝基因系统可靠性的整体方法
- 作者：M. Blumrich;D. Chen;G. L. T. Chiu;T. Cipolla;P. Coteus;P. Crumley;A. Gara;M. E. Giampapa;S. Hall;R. A. Haring;P. Heidelberger;D. Hoenicke;G. V. Kopcsay;T. A. Liebsch;L. Mok;M. Ohmacht;V. Salapura;R. Swetz;T. Takken;P. Vranas
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
9.Improving Instruction Issue Bandwidth for Concurrent Error-Detecting Processors

机译：用于并发错误检测处理器的指令问题带宽
- 作者：Toshinori Sato;Akihiro Chiyonobu;Kazuki Joe
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
- Microprocessors;
- Soft errors;
- Transient errors;
- Dependable processors;
- Fault tolerance;
10.Hardware Support for MPI in DIMMnet-2 Network Interface

机译：DIMMNET-2网络接口中MPI的硬件支持
- 作者：Noboru Tanabe;Akira Kitamura;Tomotaka Miyashiro;Yasuo Miyabe;Takeshi Araki;Zhengzhe Luo;Hironori Nakajo;Hideharu Amano
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
11.Compilation for Delay Impact Minimization in VLIW Embedded Systems

机译：VLIW嵌入式系统中延迟影响最小化的编译
- 作者：Jose L. Ayala;David Atienza;Praveen Raghavan;Marisa Lopez-Vallejo;Francky Catthoor
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
12.2010 VIX: A Router Architecture for Priority-Aware Networks-on-Chip

机译：2010 VIX：用于优先感知网络的路由器架构
- 作者：Kogo T.;Yamasaki N.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- Network-on-Chip;
- QoS;
- priority control;
- router architecture;
13.2010 Combined Dynamic-Static Approach for Thermal-Awareness in Heterogeneous Data Centers

机译：2010结合异构数据中心热意识的动态静态方法
- 作者：Zapater M.;Risco J.L.;Bankovic Z.;Ayala J.L.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- MOGA;
- data center;
- floorplanning;
- heterogeneous;
14.Redundancy in Multi-core Memory-rich Application-Specific PIM Chips

机译：多核记忆中丰富的应用特定PIM芯片冗余
- 作者：Peter M. Kogge;Jay B. Brockman
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
15.Predictive Switching in 2-D Torus Routers

机译：2-D托鲁斯路由器预测切换
- 作者：Tsutomu YOSHINAGA;Shojiro KAMAKURA;Michihiro KOIBUCHI
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
- Predictive switching;
- Routing speculation;
- Router pipeline;
- Dynamic prediction;
- Communication regularity;
16.A Partial Irregular-Network Routing on Faulty k-ary n-cubes

机译：故障k-ary n立方体的部分不规则网络路由
- 作者：Michihiro Koibuchi;Tsutomu Yoshinaga;Yasuhiko Nishimura
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2006年
- Adaptive routing;
- Fault tolerance;
- Progressive deadlock recovery;
- Interconnection networks;
- Massively parallel computers;
17.2010 Avoiding Side-Channel Attacks in Embedded Systems with Non-deterministic Branches

机译：2010避免了具有非确定性分支的嵌入式系统中的侧通道攻击
- 作者：Malagon P.;de Goyeneche J.-M.;Zapater M.;Moya J.M.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- embedded system security;
- hiding countermeasure;
- side-channel attacks;
18.2010 Facing the Exascale Energy Wall

机译：2010面向Exascale能量墙
- 作者：Kogge P.M.;La Fratta P.;Vance M.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- memory wall;
- multi-core;
- parallel processing;
- power;
19.2010 OREX - An Optical Ring with Electrical Crossbar Hybrid Photonic Network-on-Chip

机译：2010 OREX - 具有电横杆混合光子线上的光环
- 作者：Ahmadou Dit Adi C.;Ping Qiu;Irie H.;Miyoshi T.
- 会议名称：《International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems》 | 2012年
- hybrid network.;
- network-on-chip;
- photonic interconnects;