首页>
外国专利>
Layout configurations for integrating schottky contacts into a power transistor device
Layout configurations for integrating schottky contacts into a power transistor device
展开▼
机译:用于将肖特基触点集成到功率晶体管器件的布局配置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A semiconductor device includes a vertical field-effect-transistor (FET) and a bypass diode. The vertical FET device includes a substrate, a drift layer formed over the substrate, a gate contact and a plurality of source contacts located on a first surface of the drift layer opposite the substrate, a drain contact located on a surface of the substrate opposite the drift layer, and a plurality of junction implants, each of the plurality of junction implants laterally separated from one another on the surface of the drift layer opposite the substrate and extending downward toward the substrate. Each of the one or more bypass diodes are formed by placing a Schottky metal contact on the first surface of the drift layer, such that each Schottky metal contact runs between two of the plurality of junction implants.
展开▼