首页> 外国专利> Memory system including nonvolatile memory devices which contain multiple page buffers and control logic therein that support varying read voltage level test operations

Memory system including nonvolatile memory devices which contain multiple page buffers and control logic therein that support varying read voltage level test operations

机译:包括非易失性存储设备的存储系统,其中该非易失性存储设备包含多个页面缓冲区和支持不同读取电压电平测试操作的控制逻辑

摘要

A nonvolatile memory device includes an array of nonvolatile memory cells and a plurality of page buffers configured to receive a plurality of pages of data read from the same page in the array using different read voltage conditions. A control circuit is provided, which is electrically coupled to the plurality of page buffers. The control circuit is configured to perform a test operation by driving the plurality of page buffers with control signals that cause generation within the nonvolatile memory device of a string of XOR data bits, which are derived from a comparison of at least two of the multiple pages of data read from the same page of nonvolatile memory cells using the different read voltage conditions. An input/output device is provided, which is configured to output test data derived from the string of XOR data bits to another device located external to the nonvolatile memory device.
机译:非易失性存储装置包括非易失性存储单元的阵列和多个页面缓冲器,其被配置为使用不同的读取电压条件来接收从阵列中的同一页面读取的多个页面的数据。提供了控制电路,其电耦合到多个页面缓冲器。控制电路被配置为通过利用控制信号来驱动多个页面缓冲器来执行测试操作,该控制信号导致在非易失性存储器件内生成一串XOR数据位,该XOR数据位是从多个页面中至少两个的比较中得出的使用不同的读取电压条件从同一页非易失性存储单元读取的数据提供了一种输入/输出设备,该输入/输出设备被配置为将从XOR数据位串导出的测试数据输出到位于非易失性存储设备外部的另一设备。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号