首页>
外国专利>
Area efficient multi bit flip flop topologies
Area efficient multi bit flip flop topologies
展开▼
机译:面积高效的多位触发器拓扑
展开▼
页面导航
摘要
著录项
相似文献
摘要
The invention is an intelligent connection of the internal scan logic in a multi-bit flip-flop register. Individual bits in this register are connected in a serial scan chain. In this invention the serial chain is connection reuses logic between slave latches on bit n and master latches on bit n+1. This reuse reduces the number of transistors required to implement the multi-bit register. This reduction in the number of required transistors enables a consequent reduction in integrated circuit area required, thereby reducing manufacturing cost. Alternatively, the area saved using this invention may be used for other purposes. This could increase the value of the corresponding integrated circuit without increasing manufacturing costs.
展开▼