首页>
外国专利>
Parasitic component library and method for efficient circuit design and simulation using the same
Parasitic component library and method for efficient circuit design and simulation using the same
展开▼
机译:寄生元件库和使用其的高效电路设计和仿真方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for circuit design includes a parasitic aware library embedded with one or more parameterized cells. The parasitic aware library is used to insert nets representing some but not all parasitic effects of a circuit into a circuit schematic enabling a single circuit schematic to be used for simulation of the circuit, parasitic verification of the circuit and LVS (Layout Versus Schematic) check. Only the single circuit schematic is required for the circuit design process and to form a mask set. Critical paths of the single circuit schematic are identified and parasitic effects are extracted and inserted into the schematic, enabling a pre-estimation of parasitic verification to be carried out and the LVS check to be carried out using a circuit schematic with some parasitic effects prior to the post-layout simulation in which all parasitic components of the layout are included.
展开▼