首页>
外国专利>
Failure analysis and inline defect characterization
Failure analysis and inline defect characterization
展开▼
机译:故障分析和在线缺陷表征
展开▼
页面导航
摘要
著录项
相似文献
摘要
Defect characterization and failure analysis are useful tools for analyzing and improving fabrication for semiconductor chips. By using a layout and a netlist in combination with images of semiconductors, defects can be identified and analyzed. Electrical simulation can be performed on the netlist, based on the presence of the defect that was detected. Layout geometries where the defect was detected can be binned, and a search can be performed of the remainder of the layout for similar groupings of layout geometries. Various representations of the semiconductor can be cross-mapped, including layout, schematic, and netlist. The presence of certain defects can be correlated to yield, to performance, and to other characteristics.
展开▼