首页>
外国专利>
Method and apparatus for distributed generation of multiple configurable ratioed clock domains within a high speed domain
Method and apparatus for distributed generation of multiple configurable ratioed clock domains within a high speed domain
展开▼
机译:在高速域内分布式生成多个可配置比率时钟域的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
Implementations of the present disclosure involve an apparatus and/or method for providing one or more clock signals within a processing device. In particular, one or more counter devices may be integrated into a microprocessor design that operates on a system clock signal to provide ratioed synchronous clock signals for use by the microprocessor. Additionally, one or more synchronization pulse signals are also generated from the one or more counter devices to facilitate communication between domains of the microprocessor that may operate on separate clock frequencies. Such synchronization pulse signals may also provide for a virtual clock signal within a clock domain to create a low frequency logic cluster within a high frequency domain of the microprocessor. A synchronous, low frequency reset signal is also disclosed to synchronize the counting devices to the system clock without the need for an additional high frequency signal path in the microprocessor design.
展开▼