首页>
外国专利>
Methods and apparatus for detecting and correcting errors in high-speed serial communications systems
Methods and apparatus for detecting and correcting errors in high-speed serial communications systems
展开▼
机译:用于检测和纠正高速串行通信系统中的错误的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
An error detection and correction circuit is provided that reduces the number of errors in a data signal sent over a high-speed serial link with little area overhead and without deteriorating the latency of the data transmission. An error detection and correction circuit on the transmit side may compute parity bits for each data packet of N bit-wise interleaved data packets and insert these parity bits into a serial data stream. A transmitter may send the serial data stream with the data packets and the parity bits over a high-speed serial link to a receiver. An error detection and correction circuit on the receive side may locate and correct single-bit errors and detect double-bit errors in each packet of the data signal. Thus, the error correction circuit may correct up to N errors in the N bit-wise interleaved data packets.
展开▼