首页>
外国专利>
Masking power usage of co-processors on field-programmable gate arrays using negative feedback to adjust a voltage variation on an FPGA power distribution trace
Masking power usage of co-processors on field-programmable gate arrays using negative feedback to adjust a voltage variation on an FPGA power distribution trace
展开▼
机译:使用负反馈来掩蔽现场可编程门阵列上协处理器的功耗,以调节FPGA配电轨迹上的电压变化
展开▼
页面导航
摘要
著录项
相似文献
摘要
Technologies are generally described for masking power usage of co-processors on field-programmable gate arrays. In some examples, one or more moat brick circuits may be implemented around a co-processor loaded on a held-programmable gate array (FPGA). The moat brick circuits may be configured to use negative feedback and/or noise to mask the power usage variations of the co-processor from other co-processors on the FPGA.
展开▼