首页> 外国专利> METAL-DIELECTRIC LAYER-SEMICONDUCTOR STRUCTURE OF SOURCE-AND-DRAIN CONTACT FOR THREE-DIMENSIONAL SINGLE INTEGRATED LOW TEMPERATURE PROCESS TECHNOLOGY AND METHOD FOR MANUFACTURING SAME

METAL-DIELECTRIC LAYER-SEMICONDUCTOR STRUCTURE OF SOURCE-AND-DRAIN CONTACT FOR THREE-DIMENSIONAL SINGLE INTEGRATED LOW TEMPERATURE PROCESS TECHNOLOGY AND METHOD FOR MANUFACTURING SAME

机译:三维单集成低温工艺技术的源-漏接触的金属-电-半导体结构及制造方法

摘要

The present invention relates to a semiconductor device in which a source or a drain is formed, and may provide a semiconductor device which includes a semiconductor layer, a metal layer which forms a source or a drain of the semiconductor device, and a dielectric layer formed between the metal layer and the semiconductor layer. Therefore, the semiconductor device can implement low contact resistance through only a low temperature process.
机译:本发明涉及一种其中形成有源极或漏极的半导体器件,并且可以提供一种半导体器件,该半导体器件包括半导体层,形成该半导体器件的源极或漏极的金属层以及形成的电介质层。在金属层和半导体层之间。因此,半导体器件仅通过低温工艺就可以实现低接触电阻。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号