首页> 外国专利> / 3D NON-VOLATILE MEMORY HAVING 3D ARRAY OF READ/WRITE ELEMENTS WITH EFFICIENT DECODING OF VERTICAL BIT LINES AND WORD LINES

/ 3D NON-VOLATILE MEMORY HAVING 3D ARRAY OF READ/WRITE ELEMENTS WITH EFFICIENT DECODING OF VERTICAL BIT LINES AND WORD LINES

机译:/ 3D非易失性存储器具有3D读/写元素阵列,可对垂直位线和字线进行有效解码

摘要

A three-dimensional array of memory elements are formed over a plurality of layers of a plane located at different distances on the semiconductor substrate. Memory elements are reversibly changed with the level of electrical conductivity in response to the voltage difference applied to them. 3-dimensional array comprises a three-dimensional array of pole line (331, 332) from a substrate through a plurality of layers of flat. A first set of column lines 331 act as a local bit line for accessing memory elements with the array of word lines 340 on each of the planes. A second set (332) of the pole line is connected to the word line 340. An array of metal lines on the substrate (251, 252) is connected to enable the switch to the column line to provide access to the first set 331 and second set 332 of the pole line, whereby the bit of the three-dimensional array It provides access to each of the lines and the word lines.
机译:在位于半导体衬底上的不同距离的平面的多层上形成存储元件的三维阵列。响应于施加到它们的电压差,存储元件的导电性水平可逆地改变。 3维阵列包括从基板到多层平面的极线(331、332)的三维阵列。第一组列线331用作局部位线,用于访问在每个平面上具有字线340的阵列的存储元件。极线的第二组(332)连接到字线340。衬底(251、252)上的金属线的阵列被连接以使得能够切换到列线以提供对第一组331和331的访问。极线的第二组332,由此三维阵列的位提供访问线和字线的每一个。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号