TRACKING PIPELINED ACTIVITY DURING OFF-CORE MEMORY ACCESSES TO EVALUATE THE IMPACT OF PROCESSOR CORE FREQUENCY CHANGES

摘要

A processor system tracks, in at least one counter, a number of cycles in which at least one execution unit of at least one processor core is idle and at least one thread of the at least one processor core is waiting on at least one off-core memory access during run-time of the at least one processor core during an interval comprising multiple cycles. The processor system evaluates an expected performance impact of a frequency change within the at least one processor core based on the current run-time conditions for executing at least one operation tracked in the at least one counter during the interval.