首页>
外国专利>
Structure and method for testing stacked CMOS structure
Structure and method for testing stacked CMOS structure
展开▼
机译:测试堆叠式CMOS结构的结构及方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A test structure is provided for testing a semiconductor structure having a plurality of tiers. The test structure includes at least one conductive loop. Each respective conductive loop has ends defining at least one opening between the ends, and is embedded inside one or more of the plurality of tiers in the semiconductor structure. The test structure also includes at least two test pads on each respective conductive loop. The at least two test pads are connected with respective ends of each respective conductive loop. The test structure is configured to permit detection of defects within each of the plurality of tiers in the semiconductor structure if the defects exist, using a testing apparatus.
展开▼