首页>
外国专利>
Transistor fabrication technique including sacrificial protective layer for source/drain at contact location
Transistor fabrication technique including sacrificial protective layer for source/drain at contact location
展开▼
机译:包括用于接触位置处的源极/漏极的牺牲保护层的晶体管制造技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
Techniques are disclosed for transistor fabrication including a sacrificial protective layer for source/drain (S/D) regions to minimize contact resistance. The sacrificial protective layer may be selectively deposited on S/D regions after such regions have been formed, but prior to the deposition of an insulator layer on the S/D regions. Subsequently, after contact trench etch is performed, an additional etch process may be performed to remove the sacrificial protective layer and expose a clean S/D surface. Thus, the sacrificial protective layer can protect the contact locations of the S/D regions from contamination (e.g., oxidation or nitridation) caused by insulator layer deposition. The sacrificial protective layer can also protect the S/D regions from undesired insulator material remaining on the S/D contact surface, particularly for non-planar transistor structures (e.g., finned or nanowire/nanoribbon transistor structures).
展开▼