首页> 外国专利> Algorithm for preferred core sequencing to maximize performance and reduce chip temperature and power

Algorithm for preferred core sequencing to maximize performance and reduce chip temperature and power

机译:首选内核排序的算法,以最大化性能并降低芯片温度和功耗

摘要

Aspects include computing devices, systems, and methods for selecting preferred processor core combinations for a state of a computing device. In an aspect, a state of a computing device containing the multi-core processor may be determined. A number of current leakage ratios may be determined by comparing current leakages of the processor cores to current leakages of the other processor cores. The ratios may be compared to boundaries for the state of the computing device in respective inequalities. A processor core associated with a number of boundaries may be selected in response to determining that the respective inequalities are true. The boundaries may be associated with a set of processor cores deemed preferred for an associated state of the computing device. The processor core present in the set of processor cores for each boundary of a true inequality may be the selected processor core.
机译:方面包括用于为计算设备的状态选择优选的处理器核心组合的计算设备,系统和方法。在一方面,可以确定包含多核处理器的计算设备的状态。可以通过将处理器内核的电流泄漏与其他处理器内核的电流泄漏进行比较来确定多个电流泄漏率。可以将比率与相应不等式中计算设备的状态的边界进行比较。可以响应于确定各个不等式为真来选择与多个边界相关联的处理器核。边界可以与被认为对于计算设备的关联状态优选的一组处理器核心关联。对于真正不平等的每个边界,在处理器内核集合中存在的处理器内核可以是所选处理器内核。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号