首页>
外国专利>
Mechanism for handling unfused multiply-accumulate accrued exception bits in a processor
Mechanism for handling unfused multiply-accumulate accrued exception bits in a processor
展开▼
机译:在处理器中处理未融合的乘法累加累积异常位的机制
展开▼
页面导航
摘要
著录项
相似文献
摘要
A mechanism for handling unfused multiply-add accrued exception bits includes a processor including a floating point unit, a storage, and exception logic. The floating-point unit may be configured to execute an unfused multiply-accumulate instruction defined with the instruction set architecture (ISA). The unfused multiply-accumulate instruction may include a multiply sub-operation and an accumulate sub-operation. The storage may be configured to maintain floating-point exception state information. The exception logic may be configured to capture the floating-point exception state after completion of the multiply sub-operation and prior to completion of the accumulate sub-operation, for example, and to update the storage to reflect the floating-point exception state.
展开▼