首页>
外国专利>
CAB SIGNAL RECEIVER DEMODULATOR EMPLOYING REDUNDANT, DIVERSE FIELD PROGRAMMABLE GATE ARRAYS
CAB SIGNAL RECEIVER DEMODULATOR EMPLOYING REDUNDANT, DIVERSE FIELD PROGRAMMABLE GATE ARRAYS
展开▼
机译:CAB信号接收器解调器采用冗余,现场可编程门阵列
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor includes a first field programmable gate array (FPGA) having a first central processing unit (CPU) core programmed to perform a first function, and first programmable hardware logics (PHLs) programmed to perform a second function. A second FPGA includes a second CPU core programmed to perform a third function, and second PHLs programmed to perform a fourth function. A communication interface is between the first and second CPU cores. The first and second FPGAs are diverse. A portion of the first function communicates first information from the first CPU core to the second CPU core through the interface. A portion of the third function communicates second information from the second CPU core to the first CPU core through the interface, and, otherwise, the first function is substantially the same as the third function. The second function is substantially the same as the fourth function.
展开▼