首页>
外国专利>
Low power scheme for bit flipping low density parity check decoder
Low power scheme for bit flipping low density parity check decoder
展开▼
机译:比特翻转低密度奇偶校验解码器的低功耗方案
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of power saving for a low-density parity check (LDPC) decoder includes: during each decoding iteration, determining a syndrome weight; and using the determined syndrome weight to set an optimal clock frequency for the LDPC decoding. The LDPC decoder applies hard decision decoding using a bit-flipping algorithm. When it is determined that the syndrome weights begin to overlap, the method further includes: performing one more iteration in hard decision hard decoding mode; providing a power boost to the LDPC decoder; and switching to hard decision soft decoding mode.
展开▼