首页>
外国专利>
Method and apparatus for test time reduction using fractional data packing
Method and apparatus for test time reduction using fractional data packing
展开▼
机译:使用分数数据打包减少测试时间的方法和设备
展开▼
页面导航
摘要
著录项
相似文献
摘要
An embodiment provides a circuit for testing an integrated circuit. The circuit includes an input converter that receives N scan inputs and generates M pseudo scan inputs, where M and N are integers. A scan compression architecture is coupled to the input converter and generates P pseudo scan outputs in response to the M pseudo scan inputs. An output converter is coupled to the scan compression architecture and generates Q scan outputs in response to the P pseudo scan outputs, wherein P and Q are integers. The input converter receives the N scan inputs at a first frequency and generates the M pseudo scan inputs at a second frequency and the output converter receives the P pseudo scan outputs at the second frequency and generates the Q scan outputs at the first frequency.
展开▼