首页>
外国专利>
Reduced Area Median Filter Using a Scheduling Circuit that Re-Uses Comparators when Sorting a Sequence of Input Data Samples
Reduced Area Median Filter Using a Scheduling Circuit that Re-Uses Comparators when Sorting a Sequence of Input Data Samples
展开▼
机译:使用排序电路对输入数据样本序列进行排序时重用比较器的减小面积中值滤波器
展开▼
页面导航
摘要
著录项
相似文献
摘要
Techniques are provided for sorting input data values using a sorting circuit. The sorting circuit includes a single stage of comparators coupled to a bank of registers. Multiplexors and a sequencer are used to route the comparator outputs back to the comparator inputs such that the comparators may be re-used over multiple sorting phases so as to order an input sequence of data values into a partially-sorted sequence or into a completely-sorted sequence that is monotonically increasing or decreasing. By re-using the comparators, the hardware required for such sorting is significantly reduced relative to conventional techniques. Also described are techniques for median filtering, which use a sorted sequence as output by the sorting circuit described herein.
展开▼