首页>
外国专利>
MICROARCHITECTURE ENABLING ENHANCED PARALLELISM FOR SPARSE LINEAR ALGEBRA OPERATIONS HAVING WRITE-TO-READ DEPENDENCIES
MICROARCHITECTURE ENABLING ENHANCED PARALLELISM FOR SPARSE LINEAR ALGEBRA OPERATIONS HAVING WRITE-TO-READ DEPENDENCIES
展开▼
机译:具有稀疏线性代数运算的微体系结构增强了并行性,具有读写依赖性
展开▼
页面导航
摘要
著录项
相似文献
摘要
Techniques for enabling enhanced parallelism for sparse linear algebra operations having write-to-read dependencies are disclosed. A hardware processor includes a plurality of processing elements, a memory that is heavily-banked into a plurality of banks, and an arbiter. The arbiter is to receive requests from threads executing at the plurality of processing elements seeking to perform operations involving the memory, and to maintain a plurality of lock buffers corresponding to the plurality of banks. Each of the lock buffers is able to track up to a plurality of memory addresses within the corresponding bank that are to be treated as locked in that the values stored at those memory addresses cannot be updated by those of the threads that did not cause the memory addresses to be locked until those memory addresses have been removed from being tracked by the plurality of lock buffers.
展开▼