首页>
外国专利>
Method and system for designing a semiconductor chip based on grouping of hierarchial pins that permit communication between internal components of the semiconductor chip
Method and system for designing a semiconductor chip based on grouping of hierarchial pins that permit communication between internal components of the semiconductor chip
Embodiments include a computer implemented method comprising: while designing a chip, identifying a plurality of partitions in the chip, for a first partition of the plurality of partitions in the chip, identifying a plurality of pins configured to interconnect the first partition with one or more other partitions of the plurality of partitions of the chip, assigning a name to each of the plurality of pins associated with the first partition of the plurality of partitions, based on the names assigned to each of the plurality of pins, forming a plurality of groups such that each group of the plurality of groups is associated with a corresponding one or more pins of the plurality of pins, and based on forming the plurality of groups, designing a first subset of the plurality of pins to be located at close proximity in the chip.
展开▼