首页>
外国专利>
DATA ALIGNMENT IMPLEMENTED IN A FIELD PROGRAMMABLE GATE ARRAY (FPGA) DEVICE
DATA ALIGNMENT IMPLEMENTED IN A FIELD PROGRAMMABLE GATE ARRAY (FPGA) DEVICE
展开▼
机译:在现场可编程门阵列(FPGA)器件中实现的数据对齐
展开▼
页面导航
摘要
著录项
相似文献
摘要
In an FPGA device, an FPGA receiver is configured to receive a serial signal, to deserialize the received serial signal into a parallel signal, and to align parallel words in the parallel signal. Programmable FPGA fabric in the FPGA device is coupled to receive the parallel signal from the FPGA receiver. The programmable FPGA fabric is also configured to descramble data words from the parallel words in the parallel signal, to perform a phase detection operation based on the descrambled data words, to generate an alignment control signal based on the phase detection operation, and to feed back the alignment control signal to the FPGA receiver to control alignment of the parallel words in the parallel signal. The serial signal is a Serial Digital Interface (SDI) signal in an embodiment.
展开▼