首页>
外国专利>
ULTRA-LOW-POWER DESIGN MEMORY POWER REDUCTION SCHEME
ULTRA-LOW-POWER DESIGN MEMORY POWER REDUCTION SCHEME
展开▼
机译:超低功耗设计存储功率降低方案
展开▼
页面导航
摘要
著录项
相似文献
摘要
The disclosure generally relates to a memory power reduction scheme that can flexibly transition memory blocks among different power states to reduce power consumption (especially with respect to leakage power) in a manner that balances tradeoffs between reduced power consumption and performance impacts. For example, according to various aspects, individual memory blocks may be associated with an access-dependent age, whereby memory blocks that are not accessed may be periodically aged. As such, in response to the age associated with a memory block crossing an appropriate threshold, the memory block may be transitioned to a power state that generally consumes less leakage power and has a larger performance penalty. Furthermore, one or more performance-related criteria may be defined with certain memory blocks to prevent and/or automatically trigger a transition to another power state.
展开▼