首页>
外国专利>
ADAPTIVE PULSE GENERATION CIRCUITS FOR CLOCKING PULSE LATCHES WITH MINIMUM HOLD TIME
ADAPTIVE PULSE GENERATION CIRCUITS FOR CLOCKING PULSE LATCHES WITH MINIMUM HOLD TIME
展开▼
机译:自适应脉冲发生电路,用于以最小的保持时间锁定脉冲锁存器
展开▼
页面导航
摘要
著录项
相似文献
摘要
Adaptive pulse generation circuits for clocking pulse latches with minimum hold time are provided. In one aspect, an adaptive pulse generation circuit employs a dynamic XOR-based logic gate configured to provide a pulse generation signal based on an XOR-based function of data input and data output-based signals of a pulse latch. A pull-down keeper circuit is configured to pull the pulse generation signal to a ground voltage in response to the pulse generation signal being in an inactive state while the clock signal is in an active state. A logic circuit is configured to generate an adaptive pulse signal to clock a pulse latch in response to the pulse generation signal and the clock signal being in an active state. This configuration results in the pulse width of the adaptive pulse signal corresponding to the input-to-output delay of the pulse latch.
展开▼