首页> 外国专利> A high frequency - the same clock suppression art for large dynamic common-mode signals

A high frequency - the same clock suppression art for large dynamic common-mode signals

机译:高频-大型动态共模信号的相同时钟抑制技术

摘要

High frequency - the same clock suppression circuit for large dynamic common-mode signals, comprising:a sensing resistor in series with a load is configured;a summing amplifier, which is configured for the detection of current through the sensing resistor, wherein an output of the summing amplifier has the dynamic common-mode signals;a low-pass filter between the sensing resistor and the summing amplifier; anda high voltage (hv) - inverter, wherein a supply voltage 8v or can be higher, and wherein the input of the hv - inverter with the sensing resistor on one side of the said detecting resistor is connected with respect to the load, and wherein the output of the hv - inverter is connected by means of the low-pass filter;with the common-mode signals independently of a pulse width modulation frequency or depth of modulation are.
机译:高频-用于大动态共模信号的相同时钟抑制电路,包括:与负载串联的检测电阻器;加法放大器,配置为检测通过检测电阻器的电流,其中求和放大器具有动态共模信号;感测电阻和求和放大器之间的低通滤波器;高压(hv)-逆变器,其中电源电压为8v或更高,并且其中在所述检测电阻器的一侧上具有感测电阻器的hv-逆变器的输入端相对于负载连接,并且其中hv-逆变器的输出通过低通滤波器连接;共模信号与脉冲宽度调制频率或调制深度无关。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号