首页> 外国专利> METHOD FOR MANUFACTURING A DOPANT TRANSISTOR LOCATED WITH THE GRIT APLOMB

METHOD FOR MANUFACTURING A DOPANT TRANSISTOR LOCATED WITH THE GRIT APLOMB

机译:制造位于砂粒沉积物上的掺杂晶体管的方法

摘要

A method is provided for forming a transistor from a stack including the following successive layers: an electrically insulating layer, an active zone including at least one semiconductor layer, and a gate, sides of which are configured to be covered by at least one spacer, the method including: a phase of forming lateral cavities; and forming a raised drain and a raised source that fill the lateral cavities by growing the semiconductor layer via epitaxy, the forming of the lateral cavities includes, after a step of partially removing the semiconductor layer: forming a sacrificial layer, partially removing the sacrificial layer; forming spacers against the sides of the gate resting on a residual sacrificial layer; and totally removing the residual sacrificial layer in order to form the lateral cavities.
机译:提供了一种用于从包括以下连续层的堆叠形成晶体管的方法:电绝缘层,包括至少一个半导体层的有源区以及栅极,其侧面被配置为被至少一个隔离物覆盖,该方法包括:形成侧腔的阶段;以及通过外延生长半导体层来形成填充横向腔的凸起的漏极和凸起的源极,横向腔的形成包括在部分去除半导体层的步骤之后:形成牺牲层,部分去除牺牲层;相对于位于残留牺牲层上的栅极的侧面形成间隔物;并完全去除残留的牺牲层以形成侧腔。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号