PHASE COMPENSATED RENORMALIZABLE DYNAMIC PHASE LOCKED LOOP

摘要

A variable bandwidth phase locked loop (PLL) includes renormalizable circuitry configured to allow a gain of the PLL to be changed without causing a disturbance, and a phase compensation circuit configured to adjust a final output phase of the PLL based on parameter changes supplied to the PLL.