首页> 外国专利> RUN-TIME PARALLELIZATION OF CODE EXECUTION BASED ON AN APPROXIMATE REGISTER-ACCESS SPECIFICATION

RUN-TIME PARALLELIZATION OF CODE EXECUTION BASED ON AN APPROXIMATE REGISTER-ACCESS SPECIFICATION

机译:基于近似的寄存器访问规范的运行时代码执行并行化

摘要

A method includes, in a processor that processes instructions of program code, processing a first segment of the instructions. One or more destination registers are identified in the first segment using an approximate specification of register access by the instructions. Respective values of the destination registers are made available to a second segment of the instructions only upon verifying that the values are valid for readout by the second segment in accordance with the approximate specification. The second segment is processed at least partially in parallel with processing of the first segment, using the values made available from the first segment.
机译:一种方法包括在处理程序代码的指令的处理器中处理指令的第一段。使用指令对寄存器访问的大致说明,在第一段中标识一个或多个目标寄存器。仅在根据近似规范验证该值对于第二段的读取有效时,才将目标寄存器的相应值提供给指令的第二段。使用可从第一段获得的值,至少部分地与第一段的处理并行地处理第二段。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号