首页> 外国专利> TECHNIQUES TO REDUCE READ-MODIFY-WRITE OVERHEAD IN HYBRID DRAM/NAND MEMORY, AND MEMORY CACHE CONTROLLER THEREFOR

TECHNIQUES TO REDUCE READ-MODIFY-WRITE OVERHEAD IN HYBRID DRAM/NAND MEMORY, AND MEMORY CACHE CONTROLLER THEREFOR

机译:减少混合DRAM / NAND存储器中读-写-写开销的技术及其存储器缓存控制器

摘要

PROBLEM TO BE SOLVED: To provide a method of choosing a cache line of a plurality of cache lines of data for eviction from a frontend memory.SOLUTION: A method includes the steps of: assigning a baseline replacement score to each way of a plurality of ways of a cache, the ways respectively storing the cache lines; assigning a validity score to each way based on a degree of validity of the cache line stored in each way; assigning an eviction decision score to each way based on a function of the baseline replacement score for the way and the validity score for the way; and choosing a cache line of the way having a highest eviction decision score as the cache line for eviction.SELECTED DRAWING: Figure 4
机译:解决的问题:提供一种从前端存储器中选择多个数据高速缓存行中的一个高速缓存行以逐出的方法。解决方案:一种方法包括以下步骤:将基线替换得分分配给多个缓存的方式,分别存储缓存行的方式;根据每种方式存储的缓存行的有效性程度,为每种方式分配有效性分数;基于该方法的基线替换得分和该方法的有效性得分的函数,为每种方法分配驱逐决策得分;并选择具有最高驱逐决策分数的高速缓存行作为驱逐的高速缓存行。选定的绘图:图4

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号