首页>
外国专利>
Highly flexible performance counter and system debug module
Highly flexible performance counter and system debug module
展开▼
机译:高度灵活的性能计数器和系统调试模块
展开▼
页面导航
摘要
著录项
相似文献
摘要
According to one general aspect, an apparatus may include a plurality of performance and debug monitoring circuits (PDMCs). Each performance and debug monitoring circuit (PDMC) may include an input stage, a combinatorial stage, and a counter. The input stage may be configured to receive a plurality of input signals, wherein the input signals include: signals from other performance and debug monitoring circuits, signals from combinatorial logic circuits, and configuration values. The combinatorial stage may be configured to perform one or more logical operations on a selected sub-set of the input signals. The counter may be configured to increment based, at least in part, upon a result of the combinatorial stage.
展开▼