首页>
外国专利>
Scheme to measure individually rise and fall delays of non-inverting logic cells
Scheme to measure individually rise and fall delays of non-inverting logic cells
展开▼
机译:分别测量非反相逻辑单元的上升和下降延迟的方案
展开▼
页面导航
摘要
著录项
相似文献
摘要
A test circuit measures both the rising edge delay and the falling edge delay associated with a logic cell. The test circuit includes a flip-flop type ring oscillator with two groups of logic cells connected in series in the oscillation path. A first multiplexor switches the ring oscillator between a rising edge and a falling edge mode. A second multiplexer causes the second group of logic cells to be included or excluded from the oscillation path. By measuring the oscillation period in the various modes, the rising edge and falling edge delays can be individually calculated.
展开▼