首页> 外国专利> Maintaining system reliability in a CPU with co-processors

Maintaining system reliability in a CPU with co-processors

机译:在带有协处理器的CPU中维护系统可靠性

摘要

A computer-implemented method is provided that is performed in a computer having a processor and multiple co-processors. The method includes launching a same set of operations in each of an original co-processor and a redundant co-processor, from among the multiple co-processors, to obtain respective execution signatures from the original co-processor and the redundant co-processor. The method further includes detecting an error in an execution of the set of operations by the original co-processor, by comparing the respective execution signatures. The method also includes designating the execution of the set of operations by the original co-processor as error-free and committing a result of the execution, responsive to identifying a match between the respective execution signatures. The method additionally includes performing an error recovery operation that replays the set of operations by the original co-processor and the redundant co-processor, responsive to identifying a mismatch between the respective execution signatures.
机译:提供了一种计算机实现的方法,该方法在具有处理器和多个协处理器的计算机中执行。该方法包括在多个协处理器中的原始协处理器和冗余协处理器的每一个中启动相同的一组操作,以从原始协处理器和冗余协处理器获得各自的执行签名。该方法还包括通过比较各个执行签名来检测原始协处理器在执行该组操作中的错误。该方法还包括响应于识别各个执行签名之间的匹配,将原始协处理器对一组操作的执行指定为无错误,并提交执行结果。该方法还包括响应于识别各个执行签名之间的不匹配,执行由原始协处理器和冗余协处理器重播该组操作的错误恢复操作。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号