首页>
外国专利>
Partition-aware grid graph based hierarchical global routing
Partition-aware grid graph based hierarchical global routing
展开▼
机译:基于分区感知的网格图的分层全局路由
展开▼
页面导航
摘要
著录项
相似文献
摘要
Aspects of the present disclosure address improved systems and methods of partition-aware grid graph based routing for integrated circuit designs. Consistent with some embodiments, a method may include accessing a design layout that defines a layout of components of an integrated circuit design, and includes one or more partitions. The method may further include building a uniform grid graph by superimposing a uniform grid structure over the design layout and inserting additional grid lines into the grid structure such that each partition boundary is aligned with a grid line. The method may further include removing redundant grid lines from the non-uniform grid graph resulting from inserting the additional grid lines, the result of which is the partition-aware grid graph. The method further includes using the partition-aware grid graph to route the integrated circuit design.
展开▼